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I. INTRODUCTION
Multi-phase VSI are becoming as a front end converter for multi-phase drive applications, such as ship propulsion, electric aircraft, and electric/hybrid electric vehicles etc. The multi-phase inverter circuit topology uses two switches connected in series as one inverter pole. The number of inverter poles depends on number of phases. For example, a three-phase inverter will have three inverter arms whereas a seven-phase inverter will have seven inverter arms. Conventional PWM technique adapted for conventional three phase VSI which can be extended for multi-phase VSI also. The most widely used PWM techniques for multi-phase inverters are the carrierbased SPWM and SVPWM [1] - [18] . The SPWM schemes are more flexible and easy to implement [1] - [3] . However the output waveforms contain more harmonics resulting in reduced fundamental component and efficiency. To achieve the better output voltage, the several space vector pulse width modulation (SVPWM) techniques are discussed. The SVPWM technique for the multi-phase induction machine has been widely reported in [4] - [8] . SVPWM technique for Asymmetrical six- phase and five-phase VSI are discussed in [9] - [16] . These issues are extension of three phase VSI. The SVPWM technique with seven phase voltage source inverter is discussed in [17] , [18] . In this paper different combinations of switching techniques are analyzed. Only limited issues are available for SVPWM technique used in digital platform. Many issues related to SVPWM technique is implemented using the DSP platform. The DSP executes instructions sequentially and it requires more time for processing. The new software of fieldprogrammable gate array (FPGA) is compute instructions parallel and it requires less time to execute [19] - [22] . The FPGA comprises thousands of logic gates, some of which are grouped together as a configurable logic block (CLB) to simplify higher level circuit design. The interconnections of the gates are defined by external RAM or ROM. The simplicity and programmability of FPGA design as the most favorable choice for prototyping an ASIC. The advent of FPGA technology has enabled rapid prototyping of digital systems.
In this paper FPGA implementation of SVPWM technique for seven-phase VSI is developed. An attempt is made in this paper for various simulation results are obtained for seven-phase inverter at different modulation indices for both in Matlab/Simulink and FPGA environment. The effectiveness of this method is investigated in terms of percentage increase of fundamental voltage and THD.
II. POWER CIRCUIT OF SEVEN-PHASE VSI
The power circuit of seven-phase VSI is shown in Fig.  1 . The circuit consists of 7 half-bridges, which are mutually displaced by 2π/n degrees to generate the 7-phase voltage waves. The input dc supply is obtained from a single phase or 3-phase utility power supply through a diode-bridge rectifier. 
The d 1 -q 1 plane for seven-phase VSI, SVPWM using large space vectors and FPGA implementation of SVPWM algorithm are discussed detail in the following sections.
III. D 1 -Q 1 PLANE FOR SEVEN-PHASE VSI
In a seven phase system the inverter space vectors are seven-dimensional space. A space can be decomposed into three two-dimensional sub-spaces (d 1 -q 1 , d 2 -q 2 and d 3 -q 3 ) and one single dimensional sub space (zerosequence). The problems in the d 2 -q 2, d 3 -q 3 and zero subspaces are extensively reported in [15] . Therefore, in order to generate pure sinusoidal output voltages, SVPWM technique must synthesize fundamental component in the d 1 -q 1 plane. In the proposed work, only the d 1 -q 1 plane for different space vector is considered. Fig. 2 shows the d 1 -q 1 plane for seven-phase VSI. In a seven-phase system the inverter space vectors are twodimensional space as expressed in (3). 1 cos cos 2 cos3 cos 4 cos5 cos6 2 0 sin sin 2 sin3 sin 4 sin5 sin 6 7 Figure 2 . d1-q1 plane of seven-phase VSI where α=2*pi/n Thus d 1 -q 1 plane can be visualized as being composed of three different space vectors, each plane can be divided into 14 sectors. In the proposed work, a large (outer-most) space vector is considered. This is the simplest extension of a three-phase SVPWM and only the outer most plane is considered in order to generate output voltages, based on the reference space vector. The large space vectors are discussed detailed in the following sections.
IV. SVPWM USING LARGE SPACE VECTORS
In this section, the outer-most of large space vectors in 
V. FPGA IMPLEMENTATION OF SVPWM ALGORITHM
The SVPWM algorithm for 7-phase VSI has been implemented in FPGA. Table I shows the software version and target device utilized for this algorithm. This FPGA, belongs to the Spartan-3A DSP family from XILINX, has the basic Configurable Logic Blocks (CLBs) and flexible Look-Up Tables (LUTs) . CLBs has high data storage capacity and hence perform a wide variety of logical functions. FPGA allows a great degree of freedom in the implementation of SVPWM algorithm and reduces the total amount of hardware needed and keeps the final cost at a reasonable point. The instructions are done with a 20-MHz clock, which is sufficient to achieve a realtime operation of the algorithm.
The general high speed integrated circuit hardware description language (VHDL) is employed for SVPWM algorithm coding. The steps involved in FPGA implementation of SVPWM algorithm are listed below: 
Target Family
Spartan-3A DSP
Target Device xc3sd1800a

Target Package fg676
Target speed -4
Tool Flow ISE
Synthesis tool XST (VHDL/Verilog)
Simulator Modelsim-SE VHDL
VI. SIMULATION RESULTS
The seven-phase inverter is simulated with the above said switching schemes and the results are observed. The switching frequency of the VSI is chosen as 10 kHz and the fundamental frequency is set to 50 Hz. The simulation parameter of seven-phase VSI is shown in appendix. The simulation results of the SVPWM, FPGA implementation of SVPWM are discussed in the following sections for different modulation indices.
A. Matlab/Simulink Simulation Results for SVPWM
Technique with Seven-Phase VSI The 7-phase VSIs is simulated with the pulses obtained by SVPWM technique. Fig. 5 shows the switching time period of t al , t bl and t o respectively. Fig. 6 shows the resultant modulating signal for a modulation index of 0.85. The output phase voltage and its spectrum are shown in Fig. 7 . It is seen that the output fundamental rms value is 0.4476 p.u. (0.633 p.u. peak) and THD is 47.08%. The adjacent and non-adjacent line-to-line voltages are shown in Fig. 8 to Fig. 10. From Fig. 8 Fig. 11 shows the 7-phase VSI is simulated with the SVPWM pulses obtained by FPGA environment. Fig. 11  (a) shows the results switching time period of t al , t bl and t o respectively. Fig. 11 (b) shows the resultant modulating signal for a 7-phase VSI. Fig. 11 (c) shows the switching pulses obtained from FPGA. In the real time implementation the switching pulses are used to activate the 7-phase VSI. 
B. Simulation Results of SVPWM in FPGA
C. Comparison of Fundamental Voltage and THD for
Different MI Table II shows 
